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ABSTRACT 
A SUBNANOSECOND LSI FAMILY FOR MAINFRAME TECHNOLOGY 
H. H. Muller, H. Stopper, R. K. Tam 
H. H. Muller 
BURROUGHS CORPORATION 
16701 W. Bernardo Drive 
San Diego, California 92127 
(714) 487-3000 X4329 
A subnanosecond LSI family is defined for next generat.ion main-
frames. It employs distributed on-chip regulation to reduce system 
power supply cost, stacked structures for delay-power improvement, 
on-chip test/diagnostic monitors and signature circuits to improve 
system maintainability. 
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SUMMARY 
Progression of subnanosecond logic families into large scale integration has 
opened up new directions and alternatives for high speed mainframe design. 
The diversity of hardware considerations, however, necessitates an in-
depth study to outline optimal configurations for next generation high 
speed LSI machines. Approaching cost, performance, reliability and main-
tainability from top down, a 4.65 V~ 18% subnanosecond current switching 
LSI family has been defined. This LSI circuit family employs an innovative, 
efficient, low overhead local regulating scheme (Figure 1). It has an ef-
ficiency of 97%, occupies an area of less than 200 x 200 for 400ma drive 
capability. For regulator performance characteristics see Figure 2. Due 
to the much relaxed power supply tolerance, a 3-phase unregulated power 
system may be used in conjunction with tolerant distribution, thus re-
sulting in significant cost reduction (Figure 3). 
Due considerations have been given to the selection of the supply voltage 
range so it can accommodate a diversity of circuit types such as RAM and 
PROM combined with logic elements on one chip. Figure 4 depicts the minimum 
voltage required for high speed memory and logic. As memory circuits re-
quire extra voltage over single level logic gates, an innovative power saver 
bus (Figure 5) improves the delay-power product of the LSI family. A stacked 
gate structure fully utilizes the supply voltage for output gates and inter-
nal non-series-gated gates. 
Having defined voltage supply and distribution, and the thermal system con-
ditions , a set of RAM, PROM, payload logic, and monitor circuit cells 
designed within these boundaries will be described. 
All inputs are buffered by emitter followers to reduce AC and DC loading 
while output structures are designed to serve as source terminations . Dis-
crete active or passive components are neither required nor allowed and 
the packaging of the LSI system becomes truly homogeneous and reliable. Main-
tainability is enhanced by implementing on-chip test and diagnostic monitors 
together with fault isolation facilities. The monitors (Figure 6) assist in 
factory and field testing and in troubleshooting of the interconnecting 
signal and power nets with the possibility of an anticipatory maintenance 
concept. Chip-engraved signatures simplify pseudo random testing of LSI 
devices even while in-situ. The on-chip signature circuits and their inter-
action with a hand-held pseudorandom tester will be described. 
This LSI philosophy will stimulate advances in mainframe design which demand 
new concepts in architecture and system partitioning beyond simple cost/ 
performance tradeoffs. 
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